The intellectual property (IP) business model is vulnerable to a number of potentially devastating obstructions, such as misappropriation and intellectual property fraud. We propose a new method for IP protection (IPP) which facilitates design watermarlung at the combinational logic synthesis level. We developed protocols for embedding designer-and/or tool-specific information into a logic network while performing multi-level logic minimization and technology mapping. We demonstrate that the difficulty of erasing author's signature or finding another signature in the synthesized design can be made arbitrarily computationally difficult. We also developed a statistical method which enables us to establish the strength of the proof of authorship. The watermarking method has been tested on a standard set of real-life benchmarks where exceptionally high probability of authorship has been achieved with negligible overhead in solution quality.
INTRODUCTION
The complexity of modem system synthesis as well as shortened time-to-market requirement has resulted in design reuse as a predominant system development paradigm. The new core development strategies have affected the business model of virtually all CAD and semiconductor companies. To overcome the difficulties in core-based system design, the VSI Alliance has identified six technologies crucial for enabling effective design reuse: system verification, mixed signal design integration, standardized on-chip bus, manufacturing related test, system-level design, and intellectual property protection (IPP) [VSI97] .
We have developed the first approach for IPP which facilitates design watermarking at the combinational logic synthesis level. The watermark, a designer-and/or tool-specific information, is embedded into the logic network of a design at a preprocessing step. The watermark is encoded as a set of design constraints which do not exist in the original specification. The constraints are uniquely dependent upon author's signature. Upon imposing these constraints to the original logic network, a new input is generated which has the same functionality and contains user-specific information. The added constraints result in a trade-off. The more additional constraints, the stronger the proof of authorship, but the higher overhead in terms of quality of the synthesis solution. However, the application of the synthesis algorithm results in a solution which satisfies both the original and constrained input. Proof of authorship is based upon the fact that the likelihood that another application returns a solution to both the original and constrained input is exceptionally small. The developed watermarking tech-Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. nique is transparent to the synthesis step and can be used with any logic synthesis tool. We demonstrate that the developed IPP approach can be used to:
Proi,e aitrhorship of the design at levels of abstraction equal or lower rhan logic synthesis. Existence of a user-specific signature in the solution of a multi-level optimization or technology mapping problem clearly identifies the author of the input design specification (initial input logic network).
Protect the synthesis tool. The signature of the tool developer, embedded in logic synthesis solutions, clearly indicates the origin of the synthesis tool.
RELATED WORK
Watermarking of artifacts has received great attention in the research community. Persistence. The removal ofthe watermark should result in a task of the difficulty equal to the complete redesign of the specified functionality.
In addition to the stated VSI intellectual protection requirements, our approach also provides proportional protection of all parts of the design.
MARKING LOGIC SYNTHESIS
The synthesis flow which employs watermarking of combinational logic synthesis solutions encompasses several phases illustrated in Figure 1 . The first three phases in the watermarking approach are the same for both multi-level logic minimization and technology mapping.
The Original

Specification
The Watermarked Optimized Design.
Netlist
Technology-mapping Figure 1 : The protocol for hiding information in solutions for multi-level logic optimization and technology mapping.
In the first step, to ensure that the watermark cannot be misinterpreted, the gates in the initial lo:gic network specification are sorted using an industry standard. Pis a result of this procedure, each gate of a given logic network can be assigned a single identifier which is unique with respe1:t to thse identifiers assigned to gates in the remainder of the netwoirk. Next, K' gates are selected in a way specific to the designer's or tool1 deT(e1oper's signature. We use a keyed RSA one-way function to generate pseudo-random bits [Men971 which guide the process of iterative gate selection. The outputs of the selected gates are explicitly assigned to become primary outputs. We have applied this protocol to the technology mapping synthesis step. Although the same protocol can be applied to watermark multi-level logic minimization solutions, for this task we provide an alternative protocol. Initially, it also generates pseudo-primary outputs according to the user's signature, and, in addition, uses them as inputs into an additional logic network which is embedded into the initial design specification. The protocol builds the embedded networlc according to the designer's or tool developer's signature.
After additionally constraining thla initlal design specification, the optimization algorithms are applied t'o the constrained logic network. The result retrieved by the synthesis algorithm satisfies both the initial and constrained design specification. The proof of authorship is dependent upon it he likelihood that some other algorithm, when applied to the initial input, r"ieves solution which also satisfies the constrained input.
Gate Ordering
The watermarking process stam by assignjhg a unique identification number IDi to each gate Gi from the set G of gates which are not used as primary outputs. The unique identification number IDi is selected from the set I l l i E I D = {1 ...iV} of N successive numbers, where N is the cardinality of the set G. We have two main goals in this step: to map the network into a linear array so that cryptographical tools can be directly applied and to develop a uniquely defined IPP procedure in such a way that the degrees of freedom for potential attackers are maximally reduced.
To avoid misinterpretation of this ordering, we propose that an industry standard has to be established. The network has to be numbered in such a way thait any two nodes that have different functionality and different transitive fan-in and fan-out networks are assigned different IDS. However, findiing whether two nodes are functionally and topologically identical is a hard problem. The special case of the problem of finding whcther two networks are identical, when all gates perform equkalent functions, is equivalent to the graph isomorphism problem. This problem has been listed as open in terms of its complexity [Gar79] . Therefore, we propose a heuristic function thail: exploiits tbt: functional and timing properties of a node, to sort the node:s in 3 logic network. This function is explained using the pseudo-code in Figure 2 . It performs iterative sorting of nodes, not used as primary outputs, using a list of criteria with distinct priorities. The objective of the ordering function is to partition a logiic network I!JV(G, C), where G is a set of nodes and G is a set of connectiom between nodes, into an ordered set A4 of node subsets Mi E C; such that each subset contains exactly one node. We propose the following list of eight criteria for node identification:
The level LIN, of node. Gi with respect to the input. A node G' i has a level K ;it' the longest path in the logic network from any input to C:i is of cardinality K .
The level LOUT, of node Gi with respect to the output. A node Gi has a level K if the longest path in the logic network from any output to Gi is of cardinality K .
Number of nodes in the transitive fan-in of Gj at level K <
LINi.
Number of nodes in the transitive fan-out of Gi at level K < LOUT,.
Functionality, fan-in, and fan-out of nodes in the transitive fan-in of Gi at level K < LIN;.
Functionality, fan-in, and fan-out of nodes in the transitive fan-out of G; at level K < LOUT;. An example how nodes are identified using the proposed set of sorting rules is given in Figure 3 . Note that it is unlikely that two nodes have all parameters identical. This is due to the dependencies and non-symmetry between nodes in logic networks If t\% o nodes cannot be distinguished using the proposed set of rulzs. \%e assign random unique identifiers to these nodes and memonzz tb.e assignment for future proof of authorship.
Watermark Encoding and Embedding
In the next phase of \vatermarking, from the sorted set M of nonprimary nodes. a subset S E M of cardinality (SI = K is selected.
The selection IS pseudo-random and corresponds uniquely to the designer's or tool developer's signature. Next, each node in the selected subset S IS explicitly added to the list of pseudo-primary outputs. By performing this step, the watermarking routine enforces nodes from the set S to be: visible in the final technology mapping solution.
computed during the multi-level logic minimization of the logic network. Note that many subfunctions that exist in the input logic network do not exist in the optimized output logic network.
The node selection is performed in the following way. Since the node selection step of watermarking is not assumed to be the computation bottleneck. we use the RSA cryptographically secure pseudo-random bit-generalor [Men971 to generate a sequence of bits which decides upon node selection. The keys used to drive the randomization process represent the user signature. The result of this phase is a pseudo-random signature-specific selection of a combination of K network nodes.
In the case of technology mapping of LUT-based FPGAs, the described node selection phase is the last phase in the protocol. However, it is important to stress the implications of a specific phenomenon in this problem. Cong and Ding [Con96a] have identified a class of MFFC nodes which are more Iikely to appear in the final solution than the remaining nodes. We have statistically evaluated the impact of this phenomenon on the strength of the proof of authorship enabled by our approach. For each instance of the problem, we have explicitly enumerated the ratio of MFFC nodes in the initial input specification (rin) and in the final solution (rout). We compute the likelihood of solution coincidence using the following formula:
is the number of non-primary gates in the final solution, T is the total number of non-primary gates in the initial logic network, and W is the number of gates pseudo-randomly selected to become pseudo-primary outputs during the watermarking phase. The protocol described for technology mapping can be applied to watermark solutions to the multi-level logic minimization problem. However, we propose an alternative protocol which provides stronger proof of authorship due to embedded additional constraints. This protocol augments signature-specific constraints into the input logic network in two phases. In the first phase which is equivalent to the already described protocol for watermarking selected gates as visible by explicitly denoting them as pseudoprimary outputs. In the second phase, an additional network is augmented into the input. The additional network has as input variables the pseudo-primary output variables generated in the previous phase. The network is built according to the user's signature. The pseudo-code for building the additional signature is presented in Figure 4 . The sequence of pseudo-random bits from the previous phase is used to provide a source of undeniable determination. = ( rTOi;td;rF r0ut.W , ( -) ( l --r o u t ) . F (1 --T o u t ) Figure 4 : Proposed function for watermarking multi-level logic minimization solutions using network augmentation.
Using this sequence, firstly, a gate G from the available library of gates is selected. Then according to the pseudo-random sequence of hits, G. fanin pseudo primary outputs are selected and used as inputs to the selected gate G. The output G.fanout is added to the list of pseudo-primary outputs. This output is subject to selection in the future iterations of this procedure. This procedure can be infinitely repeated. A possible termination policy may be established using industry adopted standards.
The additionally constrained original input netlist is fetched to the optimization algorithm (multi-level logic minimization or technology mapping). The final solution is a network of cells (or subfunctions) which contains solution to the original problem and to the user-specific augmentation of the original problem. The proof of authorship relies on the difficulty to: modify the input in such a way that the pseudo primary outputs that correspond to the attacker's signature and the modified network that corresponds to the the attacker's key have a subsolution that is a subsolution lo the initial problem watermarked with the designer's watermark.
IPersls*ence to Possible Attacks
The attacker may try to modify the output locally in such a way that the watermark disappears or the proof of authorship is lowered bellow a predetermined standard. Therefore, the watermarking scheme has to he such that, to delete the watermark and still preserve solution quality, the attacker has to perturb great deal of the obtained solution. This requires the attacker to develop a new optimization algorithm. For example, consider a design that has a total of 1OOOOO gates. In the final solution S, 10000 nodes are visible (LUT or cell outputs) and therefore the average probability, that a node from the initial network is visible in the final solution, is p = &. If the watermarking strategy results in a pseudo-random selection of 1000 visible vertices, inherently, the average probability that a node, visible in S, is visible in a solution obtained by some other algorithm is p. That is, if the challenging algorithm retrieves a solution of the same quality. The probability expectation P , that some other algorithm selects exactly the same subset S of nodes in the final solution, is P = plooo or one in Consider that the attacker aims to reduce the likelihood of authorship by doing local changes to the design in order to remove the watermark. To reduce the proof of authorship to one in a million, the attacker has to alter 851 node from the watermark. Le 85 1%
of the final solution. To remove the watermark in such a way that the remaining proof of authorship is P =:: 0.1, the attacker has to modify 888 vertices in the watermark or 88.8% of the entire technology mapping solution.
There are two scenarios how the attacker can try to find his or her signature in an already waterma.rked solution (see Figure 5 ).
The first one is a top-down approachl, where the attacker modifies the input hoping that the tool will pr'oducr: an output that contains attacker's signature (as well a.!; the author's signature). Since node permutation is pseudo-randomized, the likelihood that attacker's signature appears in the output is the saitne as the probability of two different algorithms retrieving the same solution. Thus, this attack is less efficient than try1 ng to delete the signature.
In the bottom-up approach the attacker concludes from the output (or its modification), what is the input that produces output that contains her or his signature. However, in order to produce such an input (and possibly oul.put), the att:acker has to know which pseudo-random selection of nodes (and augmented network) corresponds to a specific input sequence. The attacker may obtain such information only if the reverse to ithe one-way function is known. For RSA-type one-w,2y hash functions such inverses are not known [Men97]. 
EXPERIMENTAL RlCSULTS
We demonstrate the effectiveness and quality of the developed IP protection approach on the problem of tlechnology mapping for the set of MCNC benchmark designs (see Table 1 ). and 5,000 primary gates. For 0.5% and 1% of non-primary gates selected for assignment to pseudo-primary outputs, our approach resulted in solution coincidence likelihood of and with incurred hardware overhead of 0.8% and 1.87%, respectively. The run-time of the optimization program for the watermarked input was within 4~5 % of the program execution run-time for the original input. The evaluation of the developed watermarking technique for multi-level logic minimization resulted in results similar to technology mapping. We applied the MIS suite of optimization algorithms [Bra871 to the standard and watermarked set of MCNC benchmark designs. After specifying 1% or 2% of non-primary output nodes to become pseudo-primary outputs, the MIS suite retrieved in average solutions with 2% fewer or 6% more literals, respectively. and
CONCLUSION
We have developed the first watermarking-based approach for IPP of tools and designs in the combinational logic synthesis domain. The watermark, a set of constraints which correspond to the designer's and/or tool developer's signature, are added to the original design specification in a synthesis preprocessing step. After the synthesis tool retrieves a solution to the optimization problem, the added constraints are satisfied in addition to the original set of design constraints. This property is used to prove authorship in court. We demonstrated that the embedded watermarks are: hard to delete and hard to find in an arbitrary solution. We have effecfor LUT-based FPGAs using a set of benchmark designs. tively applied our approach to the problem of technology mappin6 ACKNOWLEDGMENTS Darko Kirovski was partially supported by NSF under grant CCB-9734166. Yean-Yow Hwang was partially supported by Quicktum under the Califomia MICRO program.
